Resources & Support

SiFive Press Room

November 14, 2017

Analog Bits to Provide Precision PLL and SERDES IP to DesignShare for SiFive Freedom Platform

SiFive, the first fabless provider of customized, open-source-enabled semiconductors, today announced that Analog Bits, the industry’s leading provider of low-power mixed-signal IP (Intellectual Property) solutions, has joined the growing DesignShare economy. Analog Bits will provide precision clocking macros such as PLLs and SERDES IP available for the SiFive Freedom platforms through the DesignShare initiative.

"For two decades, Analog Bits has been an important supplier of low-power IP for use in SoC devices and helped spawn the mobile and computing revolution," said Mahesh Tirupattur, Executive Vice President, Analog Bits. "Through DesignShare, we hope to empower more system developers and provide them with the competitive edge they need to deliver innovative SoC products in a timely manner."

The DesignShare model democratizes access to custom silicon and allows any company, maker or inventor to create an entirely new range of applications. Companies like SiFive, Analog Bits and other DesignShare partners help remove traditional barriers to entry that traditionally have blocked users from developing custom silicon. This provides companies with low- or no-cost IP, reducing the upfront engineering costs required to bring a custom chip design based on the SiFive Freedom platform to realization.

"The addition of Analog Bits to the DesignShare ecosystem provides engineers with a faster and more efficient way to bring SoCs to market," said Shafy Eltoukhy, who leads the DesignShare program for SiFive. "The adoption of the RISC-V architecture continues to experience significant growth, and with Analog Bits as part of the DesignShare movement, it will be easier and more flexible for designers to employ RISC-V in their future designs across a wide range of implementations."

Within months of launching the DesignShare ecosystem, the initiative has granted system designers access to a wide range of technology. In addition to PLLs and SERDES IP, developers can include cryptographic cores, embedded analytics, debug and trace technology, embedded, reconfigurable FPGA and logic-based, non-volatile memory to their SoCs.

About SiFive

SiFive is the first fabless provider of customized semiconductors based on the free and open RISC-V instruction set architecture. Founded by RISC-V inventors Andrew Waterman, Yunsup Lee and Krste Asanovic, SiFive democratizes access to custom silicon by helping system designers reduce time-to-market and realize cost savings with customized RISC-V based semiconductors. SiFive is located in Silicon Valley and has venture backing from Sutter Hill Ventures, Spark Capital and Osage University Partners. For more information, visit www.sifive.com.

About Analog Bits

Founded in 1995, Analog Bits, Inc. (www.analogbits.com), is a leading supplier of mixed-signal IP with a reputation for easy and reliable integration into advanced SOCs. Products include precision clocking macros such as PLLs & DLLs, programmable interconnect solutions such as multi-protocol SERDES and programmable I/O’s as well as specialized memories such as high-speed SRAMs and TCAMs. With billions of IP cores fabricated in customer silicon and design kits supporting processes from 0.35-micron to 7-nm, Analog Bits has an outstanding heritage of "first-time-working" with foundries and IDMs.

MEDIA CONTACTS

Jack Kang
SiFive
(510) 673-1309
jack@sifive.com
Stephanie Chan
SHIFT Communications for SiFive
(646) 756-3713
sifive@shiftcomm.com

Read more SiFive news

SiFive and HighTec EDV-Systeme: Together strengthening the RISC-V Ecosystem for Safe and Secure Automotive and Industrial Applications
Press Release
SiFive and HighTec EDV-Systeme: Together strengthening the RISC-V Ecosystem for Safe and Secure Automotive and Industrial Applications
SiFive, a leading supplier of high-performance RISC-V processor IP, is collaborating with HighTec EDV-Systeme, a leading provider of automotive compiler solutions, to accelerate safety-ready RISC-V software development for automotive and industrial systems. The partnership brings together SiFive’s safety-focused RISC-V IP, and HighTec’s safety-qualified LLVM-based toolchains for Rust and C/C++. This joint offering enables software developers to adopt RISC-V more efficiently through an integrated approach to safety, security, performance, and scalable software development.
SiFive Raises $400 Million to Accelerate High-Performance RISC-V Data Center Solutions; Company Valuation Now Stands at $3.65 Billion
Press Release
SiFive Raises $400 Million to Accelerate High-Performance RISC-V Data Center Solutions; Company Valuation Now Stands at $3.65 Billion
SiFive, the gold standard for RISC-V processor IP, today announced it has raised $400 million in an oversubscribed Series G financing to accelerate its high-performance data center roadmap.
SiFive to Power Next-Gen RISC-V AI Data Centers with NVIDIA NVLink™ Fusion
Press Release
SiFive to Power Next-Gen RISC-V AI Data Centers with NVIDIA NVLink™ Fusion
Proven high-performance SiFive compute platforms gain coherent, high-bandwidth connectivity with NVIDIA NVLink™ Fusion to NVIDIA GPUs and other accelerators, enabling scalable and energy-efficient AI infrastructure.