Resources & Support

SiFive Press Room

November 01, 2023

MEDIA ALERT: SiFive to Participate in Numerous Speaking Sessions and Sponsor Developer Zone at RISC-V Summit North America 2023

WHAT: SiFive will be onsite at the annual RISC-V Summit, scheduled for Nov. 6 – 8, 2023 in Santa Clara, CA. The Summit brings together the fast-growing RISC-V ecosystem for several days of discussion. SiFive’s Krste Asanović will deliver the RISC-V ISA: State of the Union in his keynote and will address recent developments in RISC-V standards and the roadmap for future advancements.

SiFive will also host a series of technical sessions on RISC-V cryptography extensions, RVV C intrinsic API v. 1.0, RISC-V N-Trace specifications, LLVM RISC-V compilers, and more. At the event, SiFive experts can speak to the company’s broad Core IP portfolio, including the company’s most recent products, the SiFive Performance P870 and SiFive Intelligence X390, which were designed to address new requirements for high-performance compute. SiFive is a sponsor of the Developer Zone where attendees can meet with SiFive technical experts and see the latest development boards.

Also make sure to check out SiFive’s speaking sessions at the show: • Monday, Nov. 6 (Member Day): • 1 p.m. PST: Member Day Session: Future Direction of RISC-V Cryptography Extensions – Richard Newell, Microchip Technology Inc & Nicholas Bruine, SiFive • 1:30 p.m. PST: Member Day Session: Unprivileged Specification ISA Committee – Krste Asanović, SiFive & Earl Killian, Aril Inc. • 2 p.m. PST: Member Day Session: Discovering the RVV C Intrinsic API v. 1.0 – Eop Chen, SiFive • 3 p.m. PST: Member Day Session: RISC-V N-Trace Specification – An Overview • Tuesday, Nov. 7: • 11:50 a.m. PST: Making LLVM RISC-V Compiler More Performant for Everyone SiFive • 2:35 p.m. PST: Challenges in Porting Android to RISC-V – Samuel Holland, SiFive • Wednesday, Nov. 8: • 9 a.m. PST: Keynote: RISC-V ISA: State of the Union – Krste Asanović, RISC-V founder, SiFIve Chief Architect & RISC-V International BOD

WHO: SiFive WHEN: Nov. 6-8, 2023

Schedule here.

WHERE: RISC-V Summit North America Santa Clara Convention Center 5001 Great America Parkway Santa Clara, California, 95054

Registration for the event is still open, register today.

See more information on SiFive’s market-leading RISC-V IP portfolio, please visit SiFive.com.

Read more SiFive news

SiFive Raises $400 Million to Accelerate High-Performance RISC-V Data Center Solutions; Company Valuation Now Stands at $3.65 Billion
Blog Post
SiFive Raises $400 Million to Accelerate High-Performance RISC-V Data Center Solutions; Company Valuation Now Stands at $3.65 Billion
SiFive, the gold standard for RISC-V processor IP, today announced it has raised $400 million in an oversubscribed Series G financing to accelerate its high-performance data center roadmap.
SiFive to Power Next-Gen RISC-V AI Data Centers with NVIDIA NVLink™ Fusion
Blog Post
SiFive to Power Next-Gen RISC-V AI Data Centers with NVIDIA NVLink™ Fusion
Proven high-performance SiFive compute platforms gain coherent, high-bandwidth connectivity with NVIDIA NVLink™ Fusion to NVIDIA GPUs and other accelerators, enabling scalable and energy-efficient AI infrastructure.
SiFive and IAR Collaborate to Advance the Automotive Ecosystem and Drive RISC-V Innovation in Automotive Electronics
Blog Post
SiFive and IAR Collaborate to Advance the Automotive Ecosystem and Drive RISC-V Innovation in Automotive Electronics
SiFive, the gold standard for RISC-V, and IAR, a global leader in embedded development software, today announced the full support of IAR toolchain for SiFive’s Automotive IP cores.