Resources & Support

SiFive Press Room

November 28, 2017

SiFive Joins FDXcelerator™ Program to Bring RISC-V Core IP to GLOBALFOUNDRIES’ 22FDX® Process Technology

SiFive announced today that it has joined GLOBALFOUNDRIES’ FDXcelerator™ Partner Program, and will be making RISC-V CPU IP including SiFive’s E31 and E51 RISC-V cores available on GF’s 22FDX® process technology. Based on the open source RISC-V ISA, the SiFive E31 offers embedded chip designers new capabilities in high performance within strict area and power requirements, and the SiFive E51 offers a full 64-bit performance at 32-bit price, power and area.

“As the RISC-V ecosystem continues to grow, SiFive’s leading CPU IP is seeing increased adoption. Our partnership with GF is going to enable an even larger pool of system designers to build on an industry-leading process platform,” said Naveed Sherwani, CEO, SiFive. “SiFive has led the RISC-V ecosystem from early on and we are excited to continue extending RISC-V into new market segments.”

“As members of the RISC-V Foundation, we are excited to see more RISC-V IP offerings made available on our processes,” said Gregg Bartlett, senior vice president of CMOS business at GF. “SiFive’s wide range of cores makes them an ideal partner for our FDXcelerator program.”

GF's FDXcelerator Program brings together select partners to integrate their products or services into validated, plug-and-play design solutions, giving customers access to a broad set of quality offerings specific to 22FDX technology. The program's open framework enables members to minimize development time and cost while simultaneously leveraging the inherent power and performance advantages of FDX technology.

About SiFive

SiFive is the first fabless provider of customized semiconductors based on the free and open RISC-V instruction set architecture. Founded by RISC-V developers Andrew Waterman, Yunsup Lee and Krste Asanovic, SiFive democratizes access to custom silicon by helping system designers reduce time-to-market and realize cost savings with customized RISC-V based semiconductors. SiFive is located in Silicon Valley and has venture backing from Sutter Hill Ventures, Spark Capital and Osage University Partners. For more information, visit www.sifive.com.

MEDIA CONTACTS

Jack Kang
SiFive
(510) 673-1309
jack@sifive.com
Leslie Clavin
SHIFT Communications for SiFive
(415) 591-8440
sifive@shiftcomm.com

Read more SiFive news

Upbeat Technology and SiFive Introduce Next-Gen Ultra-Low Power RISC-V MCU with AI Acceleration 
Blog Post
Upbeat Technology and SiFive Introduce Next-Gen Ultra-Low Power RISC-V MCU with AI Acceleration 
Upbeat Technology, a pioneer in ultra-low power compute, voice, and edge AI sensing solutions, and SiFive, Inc., the leading provider of commercial RISC-V processor IP and silicon solutions, announce the UP201/UP301 family MCU, a next-generation dual-core RISC-V microcontroller designed for ultra-low power efficiency.
SiFive’s New RISC-V IP Combines Scalar, Vector and Matrix Compute to Accelerate AI from the Far Edge IoT to the Data Center
Blog Post
SiFive’s New RISC-V IP Combines Scalar, Vector and Matrix Compute to Accelerate AI from the Far Edge IoT to the Data Center
Further expanding SiFive’s lead in RISC-V AI IP, the company today launched its 2nd Generation Intelligence™ family, featuring five new RISC-V-based products designed to accelerate AI workloads across thousands of potential applications.
SiFive Collaborates with Red Hat to Support Red Hat Enterprise Linux for RISC-V
Blog Post
SiFive Collaborates with Red Hat to Support Red Hat Enterprise Linux for RISC-V
Developer preview of Red Hat Enterprise Linux 10 on SiFive HiFive Premier P550 platform provides developers with a platform to optimize a new class of enterprise and cloud computing applications Boston, Mass. – May 20, 2025 – SiFive, the gold standard for RISC-V, today announced a collaboration with...