Resources & Support

SiFive Press Room

May 02, 2018

SiFive To Discuss Latest Technology Developments at RISC-V Workshop

WHO: SiFive, the leading provider of commercial RISC-V processor IP, and the following executives:

  • Krste Asanovic, co-founder and chief architect
  • Yunsup Lee, co-founder and chief technology officer
  • Andrew Waterman, co-founder and chief engineer
  • Palmer Dabbelt, lead engineer

WHAT: SiFive, the leading provider of commercial RISC-V processor IP, will present five key sessions and tutorials at this year’s RISC-V Workshop in Barcelona. As SiFive continues its mission to democratize access to custom silicon, the company will present the following Workshop sessions:

  • Monday, May 7: Workshop Tutorial Day
    • 1:15 p.m. – “Base ISA” with Andrew Waterman
  • Tuesday, May 8: Workshop Day 1
    • 9 a.m. – “State of the Union: RISC-V” with Krste Asanovic
    • 9:30 a.m. – “The State of RISC-V Software” with Palmer Dabbelt, SiFive; and Arun Thomas, Draper Labs
    • 2:45 p.m. – “HiFive Unleashed: World’s First Multi-Core RISC-V Linux Dev Board” with Yunsup Lee
  • Wednesday, May 9: Workshop Day 2
    • 9 a.m. – “Fast Interrupts for RISC-V” with Krste Asanovic

SiFive also will demo the industry’s first RISC-V development board with Linux support, HiFive Unleashed. For more information, visit: https://tmt.knect365.com/risc-v-workshop-barcelona/

WHEN: Monday, May 7, to Thursday, May 10, 2018

WHERE: Universitat Politècnica de Catalunya, Campus Nord, Calle Jordi Girona, 1-3, 08034 Barcelona, Spain

About SiFive

SiFive is the leading provider of market-ready processor core IP based on the RISC-V instruction set architecture. Led by a team of industry veterans and founded by the inventors of RISC-V, SiFive helps SoC designers reduce time-to-market and realize cost savings with customized, open-architecture processor cores, and democratizes access to optimized silicon by enabling system designers to build customized RISC-V based semiconductors. SiFive is located in Silicon Valley and has venture backing from Sutter Hill Ventures, Spark Capital, Osage University Partners and Chengwei Capital, along with strategic partners Huami, SK Telecom and Western Digital. For more information, visit www.sifive.com.

MEDIA CONTACTS

Stephanie Chan
SHIFT Communications for SiFive
646-756-3713
sifive@shiftcomm.com

Read more SiFive news

SiFive and HighTec EDV-Systeme: Together strengthening the RISC-V Ecosystem for Safe and Secure Automotive and Industrial Applications
Press Release
SiFive and HighTec EDV-Systeme: Together strengthening the RISC-V Ecosystem for Safe and Secure Automotive and Industrial Applications
SiFive, a leading supplier of high-performance RISC-V processor IP, is collaborating with HighTec EDV-Systeme, a leading provider of automotive compiler solutions, to accelerate safety-ready RISC-V software development for automotive and industrial systems. The partnership brings together SiFive’s safety-focused RISC-V IP, and HighTec’s safety-qualified LLVM-based toolchains for Rust and C/C++. This joint offering enables software developers to adopt RISC-V more efficiently through an integrated approach to safety, security, performance, and scalable software development.
SiFive Raises $400 Million to Accelerate High-Performance RISC-V Data Center Solutions; Company Valuation Now Stands at $3.65 Billion
Press Release
SiFive Raises $400 Million to Accelerate High-Performance RISC-V Data Center Solutions; Company Valuation Now Stands at $3.65 Billion
SiFive, the gold standard for RISC-V processor IP, today announced it has raised $400 million in an oversubscribed Series G financing to accelerate its high-performance data center roadmap.
SiFive to Power Next-Gen RISC-V AI Data Centers with NVIDIA NVLink™ Fusion
Press Release
SiFive to Power Next-Gen RISC-V AI Data Centers with NVIDIA NVLink™ Fusion
Proven high-performance SiFive compute platforms gain coherent, high-bandwidth connectivity with NVIDIA NVLink™ Fusion to NVIDIA GPUs and other accelerators, enabling scalable and energy-efficient AI infrastructure.