Resources & Support
About Us

SiFive Press Room

March 08, 2018

Corigine adds certified USB IP to SiFive’s Growing DesignShare Economy to Accelerate Adoption of RISC-V

SiFive, the leading provider of commercial RISC-V processor IP, today announced the addition of Corigine, a fabless semiconductor and IP company, to the DesignShare economy.

Through this partnership, Corigine will make available its USB-IF certified USB 3.1 Gen 1 and Gen 2, and USB 2.0 device, PC host and dual-role controller IP solutions for SiFive’s Freedom platform as part of the DesignShare initiative.

Adoption of USB 3.1 Gen 2 is being driven by a broad range of applications, most many involving large file sizes or high-resolution video streams, that demand high bandwidth. System designers will benefit from Corigine’s optimized, next-generation USB architecture that delivers the smallest size, lowest power and maximum configuration. The reduced gate count will contribute to less memory requirement, which lowers overall system cost. The logic sharing between device and host will further reduce the area consumption, providing the most economical and efficient solution for customers.

“The cost to bring a chip from design to realization continues to increase. This severely limits innovation to a handful of companies and inventors that have the money and time to come up with new designs,” said Shafy Eltoukhy, VP of operations and head of DesignShare at SiFive. “Companies like Corigine recognize the opportunities DesignShare provides, and we’re excited to bring new alternatives for aspiring inventors.”

The DesignShare ecosystem provides any company, inventor or maker the ability to harness the power of custom silicon with little to no upfront risk. Companies like SiFive, Corigine and other DesignShare partners have developed efficient, pre-integrated solutions to enable users to develop their prototypes without the significant investment in upfront engineering costs typically required to bring a custom chip design to realization.

“The innovative approach of DesignShare is encouraging more silicon designs in an area where we see tremendous growth,” said Ali Khan, VP of business and product development, Corigine. “Corigine is committed to providing differentiating IP solutions to benefit more customers, and we believe that participating in DesignShare will help lower the design barriers and add value to the semiconductor ecosystem.”

Since DesignShare launched last year, the ecosystem has grown to include a wide range of IP solutions, from debug and trace technology to reconfigurable FPGA.

About SiFive

SiFive is the leading provider of market-ready processor core IP based on the free and open RISC-V instruction set architecture. Founded by RISC-V inventors Andrew Waterman, Yunsup Lee and Krste Asanovic, SiFive helps SoC designers reduce time-to-market and realize cost savings with customized, open-architecture processor cores, and democratizes access to optimized silicon by enabling system designers to build customized RISC-V based semiconductors. SiFive is located in Silicon Valley and has venture backing from Sutter Hill Ventures, Spark Capital and Osage University Partners. For more information, visit www.sifive.com.

About Corigine

Corigine, Inc. is a fabless semiconductor and IP company headquartered in Santa Clara, Calif., with design centers in Shanghai, Nanjing and Hong Kong, China. Corigine delivers intellectual property (IP) solutions for high-speed I/O as well as semiconductor products for connectivity, storage and machine learning applications targeted at cloud, automotive and smart city markets. Corigine's seasoned IP experts from top fabless semiconductor companies leverage an advanced architecture to deliver innovations for emerging applications for reduced power, area and memory utilization while ensuring maximum performance and configurability.

MEDIA CONTACTS

Jack Kang
SiFive
(510) 673-1309
jack@sifive.com
Stephanie Chan
SHIFT Communications for SiFive
(646) 756-3713
sifive@shiftcomm.com
Miranda Chen
Corigine
(415) 653-9977
miranda.chen@corigine.com

Read more SiFive news

SiFive and AMD Collaborate to Optimize AMD ROCm on RISC-V Datacenter Servers
Press Release
SiFive and AMD Collaborate to Optimize AMD ROCm on RISC-V Datacenter Servers
SiFive, Inc., and AMD showcased a demonstration of AMD ROCm™ 10.0 running on SiFive’s recently announced BigSky Datacenter Development Platform.
SiFive Paves the Path to Accelerated Adoption of RISC-V in the Datacenter with the BigSky Development Server
Press Release
SiFive Paves the Path to Accelerated Adoption of RISC-V in the Datacenter with the BigSky Development Server
The SiFive BigSky datacenter development platform enables hands-on software porting, workload tuning, and validation testing for hyperscaler customers and ecosystem partners
SiFive Sets New Bar for High-Performance RISC-V with Third-Generation Performance P550 and P570 IP
Press Release
SiFive Sets New Bar for High-Performance RISC-V with Third-Generation Performance P550 and P570 IP
SiFive, Inc., the gold standard for RISC-V computing, today announced the launch of the SiFive Performance™ P570 Gen 3, the most powerful and efficient out-of-order processor IP in its class. Purpose-built for demanding edge AI, high-end consumer, and commercial IoT applications, the P570 Gen 3 delivers a large leap in performance compared to the popular P550 Gen 1, and also provides the most modern RVA23 ISA profile support.