Resources & Support
About Us

SiFive Press Room

April 09, 2018

MEDIA ALERT: SiFive to Speak at Linley Processor Conference

WHO: SiFive, the leading provider of commercial RISC-V processor IP.

WHAT: Jack Kang, vice president of product at SiFive, will present “RISC-V Core IP: From Microcontrollers to Linux” at the Linley Spring Processor Conference 2018. RISC-V has emerged as a compelling alternative to existing ISAs. Recent developments have seen RISC-V products announced for a wide variety of markets, ranging from microcontrollers all the way to vector computing for AI and machine learning. Kang will discuss what makes RISC-V so well suited for these diverse markets. He will also provide an update on current silicon RISC-V devices, market opportunities for RISC-V adoption, upcoming plans for RISC-V, and what this all means for system designers and architects.

SiFive also will demo its latest development board, HiFive Unleashed, during the opening day reception starting at 4:40 p.m. PDT on April 11, 2018.

WHEN: 1:30 to 3 p.m. PDT, Thursday, April 12, 2018

WHERE: The Linley Spring Processor Conference 2018, April 11-12, 2018, at the Hyatt Regency Santa Clara, 5101 Great America Parkway, Santa Clara, Calif. 95054

About SiFive

SiFive is the leading provider of market-ready processor core IP based on the free and open RISC-V instruction set architecture. Founded by RISC-V inventors Andrew Waterman, Yunsup Lee and Krste Asanovic, SiFive helps SoC designers reduce time-to-market and realize cost savings with customized, open-architecture processor cores, and democratizes access to optimized silicon by enabling system designers to build customized RISC-V based semiconductors. SiFive is located in Silicon Valley and has venture backing from Sutter Hill Ventures, Spark Capital and Osage University Partners. For more information, visit www.sifive.com.

MEDIA CONTACTS

Leslie Clavin
SHIFT Communications for SiFive
415-591-8440
sifive@shiftcomm.com

Read more SiFive news

SiFive and AMD Collaborate to Optimize AMD ROCm on RISC-V Datacenter Servers
Press Release
SiFive and AMD Collaborate to Optimize AMD ROCm on RISC-V Datacenter Servers
SiFive, Inc., and AMD showcased a demonstration of AMD ROCm™ 10.0 running on SiFive’s recently announced BigSky Datacenter Development Platform.
SiFive Paves the Path to Accelerated Adoption of RISC-V in the Datacenter with the BigSky Development Server
Press Release
SiFive Paves the Path to Accelerated Adoption of RISC-V in the Datacenter with the BigSky Development Server
The SiFive BigSky datacenter development platform enables hands-on software porting, workload tuning, and validation testing for hyperscaler customers and ecosystem partners
SiFive Sets New Bar for High-Performance RISC-V with Third-Generation Performance P550 and P570 IP
Press Release
SiFive Sets New Bar for High-Performance RISC-V with Third-Generation Performance P550 and P570 IP
SiFive, Inc., the gold standard for RISC-V computing, today announced the launch of the SiFive Performance™ P570 Gen 3, the most powerful and efficient out-of-order processor IP in its class. Purpose-built for demanding edge AI, high-end consumer, and commercial IoT applications, the P570 Gen 3 delivers a large leap in performance compared to the popular P550 Gen 1, and also provides the most modern RVA23 ISA profile support.